





UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/120,126		07/22/1998	LAURENCE EDWARD BAYS	BAYS7-19-1-2	1847
	7590	01/31/2002			
FARKAS AND MANELLI				EXAMINER	
2000 M STREET NW 7TH FLOOR WASHINGTON, DC 200363307				MCLEAN, KIMBERLY	MBERLY N
				ART UNIT	PAPER NUMBER
				2187	

DATE MAILED: 01/31/2002

Please find below and/or attached an Office communication concerning this application or proceeding.





Office Action Summary

Application No. **09/120,126**

Applicant(s)

BAYS et al.

Fyaminer

Kimberly McLean

Art Unit 2187



T	he MAILING DATE of this communication appears	on the cover sheet with the correspondence address
Period for Re		
THE MAIL	ENED STATUTORY PERIOD FOR REPLY IS SET ING DATE OF THIS COMMUNICATION.	
after SIX	((6) MONTHS from the mailing date of this communic	R 1.136 (a). In no event, however, may a reply be timely filed ation. ation. (30) at reply within the statutory minimum of thirty (30) days will
be cons	idered timely. d for reply is specified above, the maximum statutory ;	period will apply and will expire SIX (6) MONTHS from the mailing date of this
- Failure to r - Any reply r	eply within the set or extended period for reply will, by	statute, cause the application to become ABANDONED (35 U.S.C. § 133). mailing date of this communication, even if timely filed, may reduce any
Status	·	
1) 💢 Res	consive to communication(s) filed on <u>Dec 11, 2</u>	001 .
2a) 🗌 This	action is FINAL . 2b) 💢 This act	ion is non-final.
	e this application is in condition for allowance ϵ ed in accordance with the practice under Ex pa	except for formal matters, prosecution as to the merits is rete Quayle, 1935 C.D. 11; 453 O.G. 213.
Disposition o	of Claims	
4) 💢 Clair	m(s) <u>1-8 and 10-23</u>	is/are pending in the application.
4a) O	f the above, claim(s)	is/are withdrawn from consideration.
5) 🗆 Clair	m(s)	is/are allowed.
6) 💢 Clair	m(s) <u>1-8 and 10-23</u>	is/are rejected.
7) Clair	m(s)	is/are objected to.
8) 🗆 Clair	ms	are subject to restriction and/or election requirement.
Application	Papers	
9) 🗌 The	specification is objected to by the Examiner.	
10) The	drawing(s) filed on is/are	objected to by the Examiner.
11) The	proposed drawing correction filed on	is: a) \square approved b) \square disapproved.
12) 🗆 The	oath or declaration is objected to by the Exami	ner.
Priority unde	er 35 U.S.C. § 119	
13)□ Ack	nowledgement is made of a claim for foreign p	riority under 35 U.S.C. § 119(a)-(d).
a) 🗌 Al	I b)□ Some* c)□ None of:	
1. 🗆	Certified copies of the priority documents have	e been received.
2. 🗆	Certified copies of the priority documents have	e been received in Application No
	Copies of the certified copies of the priority d application from the International Bure e attached detailed Office action for a list of th	
	nowledgement is made of a claim for domestic	
14)∐ Ack	nowledgement is made of a claim for domestic	priority and of orotors and orotor
Attachment(s)		
	References Cited (PTO-892)	18) Interview Summary (PTO-413)-Paper No(s).
	Draftsperson's Patent Drawing Review (PTO-948)	19) Notice of Informal Patent Application (PTO-152)
17) 🔲 Informati	on Disclosure Statement(s) (PTO-1449) Paper No(s).	20) Other:

Art Unit: 2187

Request for Continued Examination

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on November 20, 2000 has been entered.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 7-8 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claim 7 recites the limitation "...wherein the plurality of agents receive a base clock signal from another agent and have <u>variable</u> clock signal representations of a base clock signal..". The Examiner was not able to find any support in the specification for this limitation. The specification describes the agents receiving a base clock signal from a super agent, wherein the

Art Unit: 2187

agents output a representation of the same clock signal for their own accesses to the shared memory (Page 8, Lines 28-30, Page 9, Lines 1-2).

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 17-19 and 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Persaud (GBPN: 2074762).

Regarding claims 17-19 and 22, Persaud discloses providing a memory access clock signal (bus/master continuous 02 signal) from a first agent (claim 19; Page 3, Lines 15-17, Page 5, Lines 2-4; first agent is comprised of master processor/clock generator; Figure 4, Reference (s) 76, 78,126);

providing a presentation of the memory access clock signal (slave continuous 02 signal) in synchronism with the memory access clock (Page 2, Lines 45-47, Lines 52-55; Page 5, Line 2, Lines 26-33; Figure 1 shows the Continuous 02 signal output on line 46 from Reference 78; Page 5, Line 2, Lines 16-33; Page 6, Line 6-51; Figures 9A-9D and 10; Page 6, Lines 46-65; Page 7, entirety; Page 8, Lines 1-22, Lines 34-46 - Persaud teaches that all of the mpu 02 signals are synchronized to each other. The Bus Continuous 02 signal and the slave continuous

Page 4

Art Unit: 2187

02 are the same signals as the master mpu 02 signal and the slave mpu 02 signal respectively. The master mpu 02 signal and the slave mpu 02 signals are synchronized to each other and thus so is the slave continuous 02 signal and the bus/master continuous 02 signal); regenerating in a second agent (one of the slave processors/clock generator; Figure 4, Reference(s) 76, 78, 126 located in Reference 14 in Figure 3; Page 4, Lines 5-10; Page 1, Line 42) the memory access clock signal (claim 18 - Page 5, L 2, L 16-33; Page 6, L 6-51; Figures 9A-9D and 10; Page 6, L 46-65; Page 7, entire; Page 8, L 1-22, L 34-46); firstly accessing a portion (part of the shared memory corresponding to an address of a memory request by the master processor) of the external non-dedicated shared memory (comprised of one of the slave memories; Page 1, Lines 44-45) from the first agent based on the memory access clock signal (Page 1, L 44-45; Page 2, Lines 1-7; Pages 9-10 with respect to Figure 11; Page 11, 49-58; Page 12, Lines 1-19); secondly accessing a portion (part of the shared memory corresponding to an address of a memory request by the slave processor) of the external non-dedicated shared memory from a second agent based on the representation (regenerated) of the memory access clock signal received from the first agent (Page 1, L 44-45; Pages 9-10 with respect to Figure 11- The slave Continuous 02 signal is used to generate the CAS and RAS signals (refer to Figures 1 and 2) which are used to access the shared memory (Figure 5, Reference 190 located on one of the slave cards), therefore the Continuous 02 signal is used to access the memory. The continuous 02

Art Unit: 2187

signal is generated based on the bus continuous 02 and therefore, the first agent memory access is based on the memory access clock):

wherein the step of secondly accessing the external non-dedicated shared memory follows the step of firstly accessing without a wait state therebetween (Page 1, Lines 46-49; Page 3, Lines 47-61; Persaud teaches that the slave processor is inhibited from accessing the shared memory only during the clock cycle(s) in which time the master is accessing the shared memory, which means that the slave accesses the shared memory immediately after the master. Hence no wait states are used or required).

Additionally, the shared memory is located externally to the agent and it is not used as a dedicated (unshared, private) memory because it is shared between the two agents.

Claim Rejections - 35 U.S.C. § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1-6 and 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Persaud (GBPN: 2074762) in view of Luan (USPN: 5,911,149).

Regarding claims 1-5 and 11, Persaud discloses an external (with respect to the agents) nondedicated memory (comprised of the master and slave memory portions collectively) including a

Art Unit: 2187

plurality of memory banks (all of the memory chips for the master and slave memory portions;

Page 8, Lines 57-58, wherein each memory chip is a memory bank);

Page 6

a first agent (master processor/clock generator; Figure 4, Reference (s) 76, 78,126) having a clock signal (Figure 1; Reference 46 - master Continuous 02; Page 5, Lines 2-4) adapted to access a first memory portion (memory located on the master card; Page 1, Lines 44-45) including a first number of the plurality of memory banks (the memory chips on the master card, Page 8, Lines 57-58); and

a second agent (one of the slave processors/clock generator; Figure 4, Reference(s) 76, 78, 126 located in Reference 14 in Figure 3; Page 4, Lines 5-10; Page 1, Line 42), receiving the memory access clock signal from the first agent (Page 3, Lines 15-17, Page 5, Lines 2-4), having a clock signal representation of the first agent's clock signal (the clock generator on the card with the slave processor receives the Bus Continuous 02 signal from the master and generates a local Continuous 02 signal having a representation of the bus continuous 02 signal, refer to Figure 9A - (3) and (8); Page 5, Line 2, Lines 26-33; Figure 1 shows the Continuous 02 signal output on line 46 from Reference 78) adapted to access a second memory portion (the slave processor's corresponding memory portion; Page 1, Line 44) including a second number of the plurality of memory banks (the memory located on the slave card, comprised of eight chips; Page 8, Lines 57-58). Persaud discloses a DRAM (Figure 5, Reference 190) which is an asynchronous memory (claim 11). Additionally, the external memory is not used as a dedicated memory. It is used as a common memory, wherein each slave processor has access to a portion of the memory

Page 7

Art Unit: 2187

and the master processor has access to the all of the memory. The Continuous 02 signals are used to generate the CAS and RAS signals (refer to Figures 1 and 2) which are used to access the memory (Figure 5, Reference 190), therefore the Continuous 02 signals are used to access the memory. Persaud does not explicitly disclose the first and second number of the plurality of memory banks being variable nor does Persaud disclose a register to set at least one of the first and second number with a value set to correspond to a first number of the plurality of memory banks and a second number which is a remainder of the plurality of memory banks after the first number of the plurality of memory banks, which is adapted to be set by either one of the agents. However, Luan teaches the concept of a first and second memory portion comprising a first and second number of memory banks wherein the first and second number of memory banks are variable (C 4, L 18-28; since the memory banks are dynamically allocated to the first and second portion, it is clear that the number of banks in the first and second memory portions are variable), and a register to set at least one of the first and second number of memory banks (claim 2 - Figure 5, Reference 501) with a value set to correspond to a first number of the plurality of memory banks (claim 4 - value comprised of all the bits (bits 5:0) which are set [1]; Table 3; C 6, L 56-59; C 7, L 15-25) and a second number which is a remainder of the plurality of memory banks after the first number of the plurality of memory banks (claim 5- value comprised of all the bits which are not set [0]; Table 3; C 6, L 56-59; C 7, L 15-25), which is adapted to be set by either one of the agents (claim 3 - C 4, L 29-31, L 38-48; agents Figure 2, References 101 & 106). In Persaud's system the number of banks in the first and second memory

Art Unit: 2187

Page 8

portions are fixed. Luan teaches that the use of a fixed memory architecture degrades the memory system capability and increases the overall memory cost in a computer system when the fixed portions of memory are under-utilized (C 1, L 13-43). Luan teaches that variable number of memory banks and the features cited above used to implement the variable memory banks (dynamic memory allocation) provide flexibility in the memory system configuration which allows the selecting of a size of the memory space to improve memory utilization given the current system configuration and the type of tasks to be performed (C 4, L 18-28). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the teachings of Luan in the system taught by Persaud for the desirable purpose of flexibility and for improving the memory system capability and utilization.

Regarding claim 6, Persaud discloses the limitations cited above in claim 1, however, Persaud does not disclose the first and second agents as digital signal processors. Persaud discloses the first and second agents as microprocessors, such as the Motorola 6800 (*Figure 4, Reference 126*). Official notice is taken that digital signal processors are well known in the art for processing real world signals (represented by a sequence of numbers) using mathematical techniques to perform transformations or extract information, which provides advanced mathematical processing than a general microprocessor. Hence, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use digital signal processors in the system

Art Unit: 2187

taught by Persaud for the desirable purpose of providing advanced mathematical processing for applications requiring extensive mathematical processing.

Regarding claims 10 and 12, Persaud discloses the limitations cited above in claim 1, however,

Persaud does not explicitly disclose a SDRAM. Persaud discloses a DRAM (Figure 5, Reference 190). Synchronous memories are well known in the art for operating at high speeds thus decreasing the bottleneck in computing systems associated with slow memory devices.

Therefore it would have been obvious to one of ordinary skill in the art to use a SDRAM in Persaud's system for increased speed and improved performance.

8. Claims 13-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Persaud (GBPN: 2074762) in view of Muthal (USPN: 5,815,167).

Regarding claims 13 and 15, Persaud discloses a first agent (master processor/clock generator; Figure 4, Reference (s) 76, 78,126) to provide a memory access clock signal (Figure 1; Reference 46 - master Continuous 02; Page 5, Lines 2-4) to allow the first agent to access the shared external non-dedicated memory (comprised of one of the slave memories; Page 1, Lines 44-45; Page 2, Lines 1-7; the bus/master continuous 02 signal is used to synchronize the slave clock generator to the master clock generator so that the master may suspend the operations of the slave processor so that the master can access the shared memory (Page 2, Lines 52-55).

Page 10

Art Unit: 2187

Hence the bus/master continuous 02 signal allows the first agent to access the shared external non-dedicated memory);

and a second agent (one of the slave processors/clock generator; Figure 4, Reference(s) 76, 78, 126 located in Reference 14 in Figure 3; Page 4, Lines 5-10; Page 1, Line 42), receiving the memory access clock signal from the first agent (Page 3, Lines 15-17, Page 5, Lines 2-4), to provide a representation of the memory access clock signal (the clock generator on the card with the slave processor receives the Bus Continuous 02 signal from the master and generates a local Continuous 02 signal having a representation of the bus continuous 02 signal, refer to Figure 9A - (3) and (8); Page 5, Line 2, Lines 26-33; Figure 1 shows the Continuous 02 signal output on line 46 from Reference 78) to access the shared external non-dedicated memory in synchronism with the access by the first agent to the shared external non-dedicated memory (Page 1, Line 44; Page 2, Lines 45; Page 3, Lines 15-22). The shared memory is non-dedicated because it is accessible by both of the agents. Also, Persaud teaches that the slave processor operations [memory accesses, etc.] are synchronized to the operations of the master processor. The slave clock generator, which is synchronized to the master clock generator, generates a local Continuous 02 signal which is used to generate the RAS and CAS signals for accessing the memory, having the same clock cycle and phase as the master Continuous 02 signal. Hence the slave processor accesses the shared memory in synchronism with the master access to the shared memory. Persaud does not teach the first agent and the second agent accessing different portions of the shared external non-dedicated memory simultaneously. However, Muthal teaches the

Art Unit: 2187

concept of simultaneous access to a shared memory by a plurality of agents, wherein the shared memory is partitioned such that a first agent accesses has access to a first partition (DRAM row 220.1) and a second agent has access to a second partition (DRAM row 220.2) (claim 15) (Figure 2, C 5, L 35-67; C 6, L 17-24; Abstract). Muthal teaches that this feature increases the effective memory bandwidth of a computer system (C 8, L 20-30). In Persaud's system either the master or the slave processor is accessing the memory at one time which may affect the throughput of the system (Page 1, Lines 46-49; Page 2, Lines 22-29). One of ordinary skill in the art at the time the invention was made would have recognized the shortcomings of Persaud's system and would have been motivated to use the teachings of Muthal with the Persaud's system for the desirable purpose of increasing the throughput and performance of the system.

Regarding claim 14, Persaud discloses the shared memory servicing in turn the first agent and the second agent without a wait state therebetween (Page 1, Lines 46-49; Persaud teaches that the slave processor is inhibited from accessing the shared memory for one clock cycle during which time the master is accessing the shared memory, which means that the slave continues to access the shared memory after the one clock cycle which does not include any wait states).

Regarding claim 16, Persaud discloses the limitations cited above in claim 13, however, Persaud does not disclose the first and second agents as digital signal processors. Persaud discloses the first and second agents as microprocessors, such as the Motorola 6800 (*Figure 4, Reference 126*).

Page 12

Art Unit: 2187

Official notice is taken that digital signal processors are well known in the art for processing real world signals (represented by a sequence of numbers) using mathematical techniques to perform transformations or extract information, which provides advanced mathematical processing than a general microprocessor. Hence, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use digital signal processors in the system taught by Persaud for the desirable purpose of providing advanced mathematical processing for applications requiring extensive mathematical processing.

9. Claims 20-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wu et al. (USPN: 5,659,715) in view of Persaud (GBPN: 2074762).

Regarding claim 20, Wu discloses setting a configuration register to partition the external non-dedicated shared memory into a first partition and a second partition (C 9, L 23-59; C 10, L 1-30; partitions- address ranges allocated to the graphics and system controllers; register - storage which stores the address ranges assigned to the system controller and the graphics controller); accessing a first portion of memory from a first agent (graphics controller - C 4, L 58-65); accessing a second portion of memory from a second agent (system controller - C 4, L 58-65); and repartitioning the shared memory on the fly (C 7, L 11-23). Wu does not disclose the external shared memory partitions comprising a plurality of memory banks. However, official notice is taken that memory comprising a plurality of banks (modules) is well known in the art, particular for providing a large storage capacity. Wu teaches the concept of dynamically

Art Unit: 2187

allocating portions of a memory bank to a first and second agent such that the performance of the memory is improved. Thus, it would have been obvious to one of ordinary skill in the art to add a plurality of banks to the system taught by Wu for the desirable purpose of increasing the storage space to provide the storage capacity required for a system's design requirements. Additionally, Wu does not disclose a second agent receiving a clock representation of a the first agent's clock signal. However, Persaud teaches the concept of providing a clock representation of a master clock (bus continuous 02) to a second agent to synchronize the slaves' circuitry (second agent) to the master's circuitry (first agent) to provide reliable and accurate data transfers between the master processor and the slave processor (s) (*Page 1, Lines 39-65, Page 3, L 1-22; Page 5, Lines 2-4*). Therefore, it would have been obvious to one of ordinary skill in the art to use the teachings of Persaud with the teachings of Wu for the desirable purpose of ensuring reliable and accurate data transfers.

Regarding claim 21, Wu discloses the first agent (graphics controller) performing the repartitioning (reallocation) (C 6, L 66-67; C 7, L 1-10).

10. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wu et al. (USPN: 5,659,715).

Regarding claim 23, Wu discloses setting a configuration register to partition the external non-dedicated shared memory into a first partition and a second partition (C 9, L 23-59; C 10, L 1-30;

Art Unit: 2187

partitions- address ranges allocated to the graphics and system controllers; register - storage which stores the address ranges assigned to the system controller and the graphics controller); accessing a first portion of memory from a first agent (graphics controller - C 4, L 58-65); accessing a second portion of memory from a second agent (system controller - C 4, L 58-65); and repartitioning the shared memory on the fly (C 7, L 11-23). Wu does not disclose the external shared memory partitions comprising a plurality of memory banks. However, official notice is taken that memory comprising a plurality of banks (modules) is well known in the art, particular for providing a large storage capacity. Wu teaches the concept of dynamically allocating portions of a memory bank to a first and second agent such that the performance of the memory is improved. Thus, it would have been obvious to one of ordinary skill in the art to add a plurality of banks to the system taught by Wu for the desirable purpose of increasing the storage space to provide the storage capacity required for a system's design requirements.

Response to Arguments

11. Applicant's arguments filed have been fully considered but they are not persuasive.

Regarding Applicant's argument that Persaud's teaches a dedicated memory. The Examiner disagrees. The shared memory referenced above in the rejection is accessed not only by a slave processor but also a master processor. Hence the memory is not dedicated. The term dedicated is interpreted as unshared/private memory.

Art Unit: 2187

Regarding Applicant's argument that Persaud fails to teach a second agent receiving a memory access clock signal, the Examiner disagrees. Refer to rejection made above pertaining to this limitation.

Page 15

Regarding Applicant's argument that Persaud's clocks are generated locally; it is not clear what relevance this has with respect to the claim language. The claim language states that the second agent has a clock signal representation of the memory access clock. The slave clock signal is a clock signal representation of the memory access clock signal.

Conclusion

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kimberly McLean whose telephone number is (703) 308-9592 (e-mail address: Kimberly McLean 2@uspto.gov). If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Do Yoo, can be reached on (703) 308-4908.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9000.

Any formal response to this action intended for entry should be mailed to Commissioner of Patents and Trademarks, Washington, D.C. 20231 or faxed to (703) 305-9051 and labeled "FORMAL" or "OFFICIAL". Any informal or draft communication should be faxed to (703) 305-9731 and labeled "INFORMAL" or "UNOFFICIAL" or "DRAFT" or "PROPOSED" and

Art Unit: 2187

followed by a phone call to the Examiner at the above number. Hand-delivered responses should

be brought to Crystal Park 1/1, 2021 Crystal Drive, Arlington, VA., Sixth Floor (Receptionist).

/KINIVI

January 28, 2002